



REPORT OF TEST COVERAGE OF GENERATED SVF FILES

September 9, 2021

Programmiersysteme für die
Mikroelektronik GmbH
Südwestpark 100
D-90449 Nürnberg

Phone: +49 (0) 911-25 26 65-0
Fax: +49 (0) 911-25 26 65-66
Mail: info@promik.com
Web: <http://www.promik.com>



Certified according to:

- ISO 9001
- ISO 14001

© ProMik GmbH, All rights reserved

Contents

1	JTAG device: U10	3
1.1	Pin overview	3
1.2	Net overview	3
1.3	Connected components overview	4
1.4	Pie chart of test coverage	5
2	JTAG device: U4	5
2.1	Pin overview	5
2.2	Net overview	6
2.3	Connected components overview	7
2.4	Pie chart of test coverage	9



By this document it will be confirmed that the following JTAG devices, the listed pins, nets and included components are being affected by the previously generated SVF files which could be played by a programmer of ProMik GmbH in separate way by using the SVF Player software for determining mismatches at the boundary scan chain

1 JTAG device: U10

The previously generated SVF files are covering for the JTAG device U10 totally 116 different pins, 64 different nets and 76 different connected components

1.1 Pin overview

All covered pins							
A32	A33	A4	A5	AA10	AA11	AA24	AA25
AA27	AA28	AA29	AA8	B10	B27	B28	B32
B4	B5	B9	D10	D27	D28	D9	L10
M25	M26	M28	M32	M33	N12	N28	N30
N32	P29	P4	R26	T26	T27	T30	U11
U29	U8	V10	V11	V26	V30	V8	W10
W27	W28	W29	W9	Y10	Y11	Y27	Y28
Y30	Y8	Y9					

1.2 Net overview

All covered nets	
0_SMA_MDC_1	0_SMA_MDIO_1
CRERR_0_1_N	DDR0_CK_A_22_N
DDR0_CKE0_A_22	DDR0_CKE0_B_22
DDR0_CLK_B_22_P	DDR0_CS0_A_22
DDR1_CK_A_22_N	DDR1_CK_A_22_P
DDR1_CKE0_B_22	DDR1_CLK_B_22_N
DDR1_CS0_A_22	DDR1_CS0_B_22
EYEQ_SPI_0_CS0_1	EYEQ_SPI_0_DO_1
EYEQ_SPI_1_CS0_1	EYEQ_SPI_1_DI_1
EYEQ_SPI_2_CS0_1	EYEQ_SPI_2_DI_1
EYEQ_SPI_3_CK_1	EYEQ_SPI_3_CS0_1



EYEQ_SPI_3_DO_1	EyeQ5_IMG_Reset
GPIO1(A2)	GPIO10(B2)
GPIO16(B0)	GPIO2(A3)
GPIO5(A6)	GPIO6(A7)
GPIO8(A9)	GPIO9(B1)
NCRERR_0_1_N	NetR180_2
NetR231_2	PDT0_PROBE_N
RGMII_RX_CLK_1	RGMII_RX_CTL_1
SDA_1	SFI_CK
UART1_RX	UART1_TX
UART2_TX_1	

1.3 Connected components overview

All covered components					
102	133	136	137	147	19
256	258	34	365	367	369
72	78	80	95	CON5	R1
R123	R139	R142	R143	R148	R16
R17	R177	R178	R180	R186	R187
R191	R192	R193	R194	R195	R196
R198	R20	R200	R21	R214	R215
R231	R278	R287	R288	R3	R341
R344	R345	R346	R347	R349	R350
R352	R358	R359	R362	R364	R366
R4	R5	U13	U14	U17	U21



1.4 Pie chart of test coverage




Figure 1: The complete test coverage overview for device: U10

2 JTAG device: U4

The previously generated SVF files are covering for the JTAG device U4 totally 188 different pins, 109 different nets and 183 different connected components

2.1 Pin overview



All covered pins							
A10	A11	A12	A13	A14	A15	A16	A18
A4	A5	A6	A8	A9	B1	B10	B11
B13	B14	B15	B16	B17	B20	B4	B5
B7	B8	B9	C1	C19	C2	C20	D1
D11	D12	D13	D14	D15	D19	D2	D20
D9	E1	E11	E12	E13	E17	E2	E20
F16	F17	F19	F2	F20	G1	G16	G19
G20	H1	H19	H2	J1	J17	J19	J2
J4	K1	K17	K2	K20	K4	K5	L1
N4	N5	P1	P19	P2	P20	P4	R1
R20	T17	T19	U1	U2	U20	U5	V1
V20	W1	W10	W11	W12	W13	W14	W18
W3	W4	Y10	Y11	Y12	Y13	Y14	Y19

2.2 Net overview

All covered nets	
0V6_EN_1	0V6_PGOOD_1
0V75_PGOOD_1	0V875_EN_1
1V1_EN_1	1V1_PGOOD_1
1V2_PGOOD_1	1V8_EQ_EN_1
1V8_VDD_MON_1	2V8_IMGR_EN_1
BAT_Load_EN1_1	BAT_Load_EN2_1
BIT1_1	BIT2_1
CAN_nFault_1	CAN_NSTB/nCS_1
DI1_3V3	DI2_3V3
EQ_RST_1	ESR0
ETH_RXD0_1	ETH_RXD1_1
ETH_TX_EN_1	ETH_TX_RCLK_1
ETH_TXD1_1	ETH_TXER_1
EYEQ_XINT_1	FAN_PWR_CTRL_1_1



FAN_Speed_Mon_1	FCMU_0_RSTEN_1_N
GND	GPIO10_1
GPIO16_1	GPIO9_1
HTR_IN_1	HTR_LS_STATUS_1
I2C_SCL_1	I2C_SDA_1
IP_SYNC_1	IP_THERM_1
MCU_EN_CAN/MCU_SDO_CAN_1	MCU_IMG_Reset_1
MCU_SDI_CAN_1	P10.5/HWCFG4
P14.0	P14.1
P14.3/HWCFG3	P14.4/HWCFG6
P14.6	P20.2/TESTMODE
P21.1	P21.3/MDIO
P23.0	PHY_INT_1_N
PHY_MDIO_1	PHY_RST_1
PMIC_INTB_1	PMIC_PGOOD_1
PMIC_STANDBY_1	REF_OSC_EN_1
SBC_PGOOD_1	SPI0_CK1_1
SPI0_DI_1	SPI1_CK0_1
SPI1_DO_1	SPI2_CK0_1
SPI2_DI_1	SPI2_DO_1
SPI3_CSI_1	SPI3_DI_1
uC_CAN_RX_1	uC_CAN_TX_1
VIN_MON2_1	

2.3 Connected components overview

All covered components					
1	100	116	17	18	197
200	202	213	24	241	25
27	271	28	29	30	32
36	362	363	364	366	368
38	39	40	41	42	43



47	50	53	56	59	62
69	71	73	75	77	79
91	93	96	97	99	C32
CON5	Direct_GND	Q2	Q4	R10	R105
R107	R108	R109	R11	R110	R115
R117	R12	R124	R13	R132	R136
R141	R145	R146	R15	R154	R16
R164	R165	R167	R17	R170	R173
R18	R19	R20	R201	R203	R204
R209	R21	R210	R214	R215	R219
R221	R224	R23	R232	R234	R238
R24	R241	R245	R246	R248	R25
R252	R253	R254	R255	R26	R276
R285	R289	R290	R297	R298	R299
R300	R302	R303	R305	R306	R308
R314	R315	R316	R329	R330	R331
R333	R334	R338	R340	R343	R344
R346	R347	R348	R349	R350	R351
R377	R378	R381	R382	R383	R385
R4	R5	R55	R59	R6	R66
R7	R79	R8	R82	R9	R90
U3					



2.4 Pie chart of test coverage




Figure 2: The complete test coverage overview for device: U4

